Good Papers

VeriScope: Measuring Verification-Ready Verilog Artifacts

Wei Zhang, Jian Yang, jiajun wu, Junhang Cheng, Chufan He, Yihang Lou, Xianglong Liu

Published 2026Sydney Poster Session 4 · Wed, Dec 9, 5:00 PM–8:00 PM local time · Hall 1-4OpenReview ↗

45%
OverallNiche pickFirst read from the title only. The AI panel reads it properly once the abstract is public.
?
OverallNiche pickVote to see the scoreThe exact score shows once you've voted, so every vote is your own call. The first half of each home page shelf shows its scores.
Readers
–

Only vote on papers you've read. Sign in with GitHub to vote.

AI panel0/20reviewers recommend it
lenient 0/5
medium 0/10
strict 0/5
AI panel?Vote to see what the 20 AI reviewers said